Project 2: Hardware coding of the accumulation component (VHDL)